

### Features

- ☐ Single chip solution with only a few external components
- ☐ Stand-alone fixed-frequency user mode
- ☐ Programmable multi-channel user mode
- ☐ Low current consumption in active mode and very low standby current
- ☐ PLL-stabilized RF VCO (LO) with internal varactor diode
- ☐ Lock detect output in programmable user mode
- ☐ On-chip AFC for extended input frequency acceptance range
- ☐ FSK for digital data or FM for analog signal reception
- ☐ FSK/ASK mode selection
- ☐ RSSI output for signal strength indication and ASK reception
- ☐ ASK detection normal or with peak detector
- ☐ Switchable LNA gain for improved dynamic range
- ☐ Automatic PA turn-on after PLL lock
- ☐ ASK modulation achieved by PA on/off keying
- ☐ 3wire bus serial control interface
- ☐ EVB comes with a cable to connect to a PC's LPT port
- ☐ EVB programming software is available on Melexis web site

### Ordering Information

#### Part No. (see paragraph 6)

EVB7122-315-FSK-C

EVB7122-433-FSK-C

EVB7122-868-FSK-C

EVB7122-915-FSK-C


**Note 1:** EVB default population is FSK, ASK modifications according to section 4.2 and 4.3.

**Note 2:** EVB7122 is applicable for devices TH7122 and TH71221.

### Application Examples

- ☐ General bi-directional half duplex digital data RF signaling or analog signal communication
- ☐ Tire Pressure Monitoring Systems (TPMS)
- ☐ Remote Keyless Entry (RKE)
- ☐ Low-power telemetry systems
- ☐ Alarm and security systems
- ☐ Wireless access control
- ☐ Garage door openers
- ☐ Networking solutions
- ☐ Active RFID tags
- ☐ Remote controls
- ☐ Home and building automation

### Evaluation Board Example



### General Description

The TH7122 is a single chip FSK/FM/ASK transceiver IC. It is designed to operate in low-power multi-channel programmable or single-channel stand-alone, half-duplex data transmission systems. It can be used for applications in automotive, industrial-scientific-medical (ISM), short range devices (SRD) or similar applications operating in the frequency range of 300 MHz to 930 MHz. In programmable user mode, the transceiver can operate down to 27 MHz by employing an external VCO varactor diode.

## Document Content

<b>1</b>	<b>Theory of Operation .....</b>	<b>3</b>
1.1	General.....	3
1.2	Technical Data Overview.....	3
1.3	Note on ASK Operation .....	3
1.4	Block Diagram .....	4
1.5	User Mode Features .....	4
<b>2</b>	<b>Description of User Modes.....</b>	<b>5</b>
2.1	Stand-alone User Mode Operation .....	5
2.1.1	Frequency Selection .....	5
2.1.2	Operation Mode .....	5
2.1.3	Modulation Type .....	6
2.1.4	LNA Gain Mode .....	6
2.2	Programmable User Mode Operation.....	6
2.2.1	Serial Control Interface Description .....	6
<b>3</b>	<b>Register Description .....</b>	<b>7</b>
3.1	Register Overview .....	8
3.1.1	Default Register Settings for FS0, FS1.....	8
3.1.2	A – word.....	9
3.1.3	B – word.....	10
3.1.4	C – word.....	11
3.1.5	D – word.....	12
<b>4</b>	<b>Application Circuits .....</b>	<b>13</b>
4.1	FSK Application Circuit Programmable User Mode (internal AFC option).....	13
4.1.1	Board Component Values for FSK Reception .....	14
4.1.2	Component Arrangement Top Side for FSK Reception .....	15
4.2	ASK Application Circuit Programmable User Mode (normal data slicer option) .....	16
4.2.1	Board Component Values for ASK (normal data slicer option) .....	17
4.2.2	Component Arrangement Top Side for ASK Reception (normal data slicer option) .....	18
4.3	ASK Application Circuit with Peak Detector Option .....	19
4.3.1	Board Component Values for ASK (peak detector option).....	20
4.3.2	Component Arrangement Top Side for ASK Reception (peak detector option).....	21
<b>5</b>	<b>Evaluation Board Layouts .....</b>	<b>22</b>
<b>6</b>	<b>Board Variants.....</b>	<b>22</b>
<b>7</b>	<b>Package Description .....</b>	<b>23</b>
7.1	Soldering Information .....	23
<b>8</b>	<b>Disclaimer .....</b>	<b>24</b>

## 1 Theory of Operation

### 1.1 General

The main building block of the transceiver is a programmable PLL frequency synthesizer that is based on an integer-N topology. The PLL is used for generating the carrier frequency during transmission and for generating the LO signal during reception. The carrier frequency can be FSK-modulated by pulling the crystal and ASK-modulated by on/off keying of the power amplifier. The receiver is based on the principle of a single conversion superhet. Therefore the VCO frequency has to be changed between transmit and receive mode. In receive mode, the preferred LO injection type is low-side injection.

The TH7122 transceiver IC consists of the following building blocks:

- Low-noise amplifier (LNA) for high-sensitivity RF signal reception with switchable gain
- Mixer (MIX) for RF-to-IF down-conversion
- IF amplifier (IFA) to amplify and limit the IF signal and for RSSI generation
- Phase-coincidence demodulator with external ceramic discriminator (FSK Demodulator)
- Operational amplifier (OA1), connected to demodulator output
- Operational amplifier (OA2), for general use
- Peak detector (PKDET) for ASK detection
- Control logic with 3wire bus serial control interface (SCI)
- Reference oscillator (RO) with external crystal
- Reference divider (R counter)
- Programmable divider (N/A counter)
- Phase-frequency detector (PFD)
- Charge pump (CP)
- Voltage controlled oscillator (VCO) with internal varactor
- Power amplifier (PA) with adjustable output power

### 1.2 Technical Data Overview

- ❑ Frequency range: 300 MHz to 930 MHz in programmable user mode
- ❑ Extended frequency range with external VCO varactor diode: 27 MHz to 930 MHz
- ❑ 315 MHz, 433 MHz, 868 MHz or 915 MHz fixed-frequency settings in stand-alone mode
- ❑ Power supply range: 2.2 V to 5.5 V
- ❑ Temperature range: -40 °C to +85 °C
- ❑ Standby current: 50 nA
- ❑ Operating current in receive: 6.5 mA (low gain)
- ❑ Operating current in transmit: 12 mA (at -2 dBm)
- ❑ Adjustable RF power range: -20 dBm to +10dBm
- ❑ Sensitivity: -105 dBm at FSK with 180 kHz IF filter BW
- ❑ Sensitivity: -107 dBm at ASK with 180 kHz IF filter BW
- ❑ Max. data rate with crystal pulling: 20 kbps NRZ
- ❑ Max. data rate with direct VCO modulation: 115 kbps NRZ
- ❑ Max. input level: -10 dBm at FSK and -20 dBm at ASK
- ❑ Input frequency acceptance:  $\pm 10$  to  $\pm 150$  kHz (depending on FSK deviation)
- ❑ FM/FSK deviation range:  $\pm 2.5$  to  $\pm 80$  kHz
- ❑ Analog modulation frequency: max. 10 kHz
- ❑ Crystal reference frequency: 3 MHz to 12 MHz
- ❑ External reference frequency: 1 MHz to 16 MHz

### 1.3 Note on ASK Operation

Optimum ASK performance can be achieved by using an 8-MHz crystal for operation at 315 MHz, 434 MHz and 915 MHz. For details please refer to the software settings shown in sections 4.2 and 4.3. FSK operation is the preferred choice for applications in the European 868MHz band.

**For more detailed information, please refer to the latest TH7122 data sheet revision**

### 1.4 Block Diagram




Fig. 1: TH7122 block diagram

## 1.5 User Mode Features

The transceiver can operate in two different user modes. It can be used either as a 3wire-bus-controlled programmable or as a stand-alone fixed-frequency device. After power up, the transceiver is set to Stand-alone User Mode (SUM). In this mode, pins FS0/SDEN and FS1/LD must be connected to  $V_{EE}$  or  $V_{CC}$  in order to set the desired frequency of operation. There are 4 pre-defined frequency settings: 315MHz, 433.92MHz, 868.3MHz and 915MHz. The logic level at pin FS0/SDEN must not be changed after power up in order to remain in fixed-frequency mode.

After the first logic level change at pin FS0/SDEN, the transceiver enters into Programmable User Mode (PUM). In this mode, the user can set any PLL frequency or mode of operation by the SCI. In SUM pins FS0/SDEN and FS1/LD are used to set the desired frequency, while in PUM pin FS0/SDEN is part of the 3-wire serial control interface (SCI) and pin FS1/LD is the look detector output signal of the PLL synthesizer.

A mode control logic allows several operating modes. In addition to standby, transmit and receive mode, two idle modes can be selected to run either the reference oscillator only or the whole PLL synthesizer. The PLL settings for the PLL idle mode are taken over from the last operating mode which can be either receive or transmit mode.

The different operating modes can be set in SUM and PUM as well. In SUM the user can program the transceiver via control pins RE/SCLK and TE/SDTA. In PUM the register bits OPMODE are used to select the modes of operation while pins RE/SCLK and TE/SDTA are part of the SCI.

## 2 Description of User Modes

### 2.1 Stand-alone User Mode Operation

After power up the transceiver is set to stand-alone user mode. In this mode, pins FS0/SDEN and FS1/LD must be connected to  $V_{EE}$  or  $V_{CC}$  to set the desired frequency of operation. The logic level at pin FS0/SDEN must not be changed after power up in order to remain in stand-alone user mode. The default settings of the control word bits in stand-alone user mode are described in the frequency selection table. Detailed information about the default settings can be found in the tables of section 5.

#### 2.1.1 Frequency Selection

Channel frequency	433.92 MHz	868.3 MHz	315 MHz	915 MHz
FS0/SDEN	1	0	1	0
FS1/LD	0	0	1	1
Reference oscillator frequency				
7.1505 MHz				
R counter ratio in RX mode (RR)	32	16	18	32
PFD frequency in RX mode	223.45 kHz	446.91 kHz	397.25 kHz	223.45 kHz
N counter ratio in RX mode (NR)	1894	1919	766	4047
VCO frequency in RX mode	423.22 MHz	857.60 MHz	304.30 MHz	904.30 MHz
RX frequency	433.92 MHz	868.30 MHz	315.00 MHz	915.00 MHz
R counter ratio in TX mode (RT)	32	16	18	32
PFD frequency in TX mode	223.45 kHz	446.91 kHz	397.25 kHz	223.45 kHz
N counter ratio in TX mode (NT)	1942	1943	793	4095
VCO frequency in TX mode	433.92 MHz	868.30 MHz	315.00 MHz	915.00 MHz
TX frequency	433.92 MHz	868.30 MHz	315.00 MHz	915.00 MHz
IF in RX mode	10.7 MHz	10.7 MHz	10.7 MHz	10.7 MHz

In stand-alone user mode, the transceiver can be set to Standby, Receive, Transmit or Idle mode (only PLL synthesizer active) via control pins RE/SCLK and TE/SDTA. The modulation scheme and the LNA gain are set by pins ASK/FSK and GAIN\_LNA, respectively.

#### 2.1.2 Operation Mode

Operation mode	Standby	Receive	Transmit	Idle
RE/SCLK	0	1	0	1
TE/SDTA	0	0	1	1

**Note:** Pins with internal pull-down

### 2.1.3 Modulation Type

Modulation type	ASK	FSK
ASK / FSK	0	1

### 2.1.4 LNA Gain Mode

LNA gain	high	low
GAIN_LNA	0	1

## 2.2 Programmable User Mode Operation

The transceiver can also be used in programmable user mode. After power-up the first logic change at pin FS0/SDEN enters into this mode. Now full programmability can be achieved via the Serial Control Interface (SCI).

### 2.2.1 Serial Control Interface Description

A 3-wire (SCLK, SDTA, SDEN) Serial Control Interface (SCI) is used to program the transceiver in programmable user mode. At each rising edge of the SCLK signal, the logic value on the SDTA pin is written into a 24-bit shift register. The data stored in the shift register are loaded into one of the 4 appropriate latches on the rising edge of SDEN. The control words are 24 bits lengths: 2 address bits and 22 data bits. The first two bits (bit 23 and 22) are latch address bits. As additional leading bits are ignored, only the least significant 24 bits are serial-clocked into the shift register. The first incoming bit is the most significant bit (MSB). To program the transceiver in multi-channel application, four 24-bit words may be sent: A-word, B-word, C-word and D-word. If individual bits within a word have to be changed, then it is sufficient to program only the appropriate 24-bit word. The serial data input timing and the structure of the control words are illustrated in Fig. 2 and 3.




Fig. 2: SCI Block Diagram

Due to the static CMOS design, the SCI consumes virtually no current and it can be programmed in active as well as in standby mode.

If the transceiver is set from standby mode to any of the active modes (idle, receive, transmit), the SCI settings remain the same as previously set in one of the active modes, unless new settings are done on the SCI while entering into an active mode.




Fig. 3: Serial Data Input Timing

### 3 Register Description

As shown in the previous section there are four control words which stipulate the operation of the whole chip. In Stand-alone User Mode SUM the intrinsic default values with respect to the applied levels at pins FS0 and FS1 lay down the configuration of the transceiver. In Programmable User Mode (PUM) the register settings can be changed via 3-wire interface SCI. The default settings which vary with the desired operating frequency depend on the voltage levels at the frequency selection pins FS0 and FS1 before entering the PUM. Table 5.1.1 shows the default register settings of different frequency selections. It should be noted that the channel frequency listed below will be achieved with a crystal frequency of 7.1505 MHz. The following table depicts an overview of the register configuration of the TH7122.



### 3.1 Register Overview

WORD		DATA																						
MSB		LSB																						
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Bit No.
0	0	0	0	0	0	0	1	1	1	1	1	0	0	Depends on FS0/FS1 voltage level after power up										default
A		IDLE	DATAPOL	MODSEL	CPCUR	LOCKMODE	PACTRL	TXPOWER [ 1 : 0 ]		Set to 1		LNAGAIN	OPMODE [ 1 : 0 ]		RR [ 9 : 0 ]									
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Bit No.
0	1	0	1	1	1	0	0	1	1	1	0	1	0	Depends on FS0/FS1 voltage level after power up										default
B		PKDET	Set to 1		DELPLL	LNAHYST	AFC	OA2	ROMAX [ 2 : 0 ]			ROMIN [ 2 : 0 ]			RT [ 9 : 0 ]									
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Bit No.
1	0	0	0	Depends on FS0/FS1 voltage level after power up																			default	
C		LNACTRL	PFDPOL	VCOCUR [ 1 : 0 ]		BAND	NR [ 16 : 0 ]																	
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Bit No.
1	1	0	0	1	0	0	Depends on FS0/FS1 voltage level after power up																default	
D		MODCTRL	LDTM [ 1 : 0 ]		ERTM [ 1 : 0 ]		NT [ 16 : 0 ]																	

#### 3.1.1 Default Register Settings for FS0, FS1

FS1	FS0	Channel frequency	BAND	VCOCUR [1:0]	RR [9:0]	NR [16:0]	RT [9:0]	NT [16:0]
0	0	868.30 MHz	1	11	16d	1919d	16d	1943d
0	1	433.92 MHz	0	01	32d	1894d	32d	1942d
1	0	915.00 MHz	1	11	32d	4047d	32d	4095d
1	1	315.00 MHz	0	00	18d	766d	18d	793d

**Note:** d – decimal code

A detailed description of the registers function and their configuration can be found in the following sections.




### 3.1.2 A – word

Name	Bits	Description												
RR	[9:0]	Reference divider ratio in RX operation mode 4d .. 1023d												
OPMODE	[11:10]	Operation mode <table> <tr><td>00</td><td>Standby mode</td><td>#default</td></tr> <tr><td>01</td><td>Receive mode</td><td></td></tr> <tr><td>10</td><td>Transmit mode</td><td></td></tr> <tr><td>11</td><td>Idle mode</td><td></td></tr> </table>	00	Standby mode	#default	01	Receive mode		10	Transmit mode		11	Idle mode	
00	Standby mode	#default												
01	Receive mode													
10	Transmit mode													
11	Idle mode													
LNAGAIN	[12]	LNA gain <table> <tr><td>0</td><td>low LNA gain</td><td></td></tr> <tr><td>1</td><td>high LNA gain</td><td>#default</td></tr> </table> <p>This selection is valid if bit LNACTR (bit 21 in C-word) is set to internal LNA gain control.</p>	0	low LNA gain		1	high LNA gain	#default						
0	low LNA gain													
1	high LNA gain	#default												
not used	[13]	set to '1' for correct function												
TXPOWER	[15:14]	Output power steps <table> <tr><td>00</td><td>P1</td><td></td></tr> <tr><td>01</td><td>P2</td><td></td></tr> <tr><td>10</td><td>P3</td><td></td></tr> <tr><td>11</td><td>P4</td><td>#default</td></tr> </table>	00	P1		01	P2		10	P3		11	P4	#default
00	P1													
01	P2													
10	P3													
11	P4	#default												
PACTRL	[16]	Set the PA-on condition <table> <tr><td>0</td><td>PA is switched on if the PLL locks</td><td></td></tr> <tr><td>1</td><td>PA is always on in TX mode</td><td>#default</td></tr> </table>	0	PA is switched on if the PLL locks		1	PA is always on in TX mode	#default						
0	PA is switched on if the PLL locks													
1	PA is always on in TX mode	#default												
LOCKMODE	[17]	Set the PLL locked state observation mode <table> <tr><td>0</td><td>before lock only</td><td>#default</td></tr> <tr><td></td><td colspan="2">Locked state condition will be ascertained only one time afterwards the LD signal remains in high state.</td></tr> <tr><td>1</td><td>before and after lock</td><td></td></tr> <tr><td></td><td colspan="2">locked state will be observed permanently</td></tr> </table>	0	before lock only	#default		Locked state condition will be ascertained only one time afterwards the LD signal remains in high state.		1	before and after lock			locked state will be observed permanently	
0	before lock only	#default												
	Locked state condition will be ascertained only one time afterwards the LD signal remains in high state.													
1	before and after lock													
	locked state will be observed permanently													
CPCUR	[18]	Charge Pump output current <table> <tr><td>0</td><td>260 <math>\mu</math>A</td><td>#default</td></tr> <tr><td>1</td><td>1300 <math>\mu</math>A</td><td></td></tr> </table>	0	260 $\mu$ A	#default	1	1300 $\mu$ A							
0	260 $\mu$ A	#default												
1	1300 $\mu$ A													
MODSEL	[19]	Modulation mode <table> <tr><td>0</td><td>ASK</td><td>#default</td></tr> <tr><td>1</td><td>FSK</td><td></td></tr> </table> <p>This selection is valid if bit MODCTRL (bit 21 in D-word) is set to internal modulation control.</p>	0	ASK	#default	1	FSK							
0	ASK	#default												
1	FSK													
DTAPOL	[20]	Input data polarity <table> <tr><td>0</td><td>normal</td><td>#default</td></tr> <tr><td></td><td colspan="2">'0' for space at ASK or <math>f_{min}</math> at FSK, '1' for mark at ASK or <math>f_{max}</math> at FSK</td></tr> <tr><td>1</td><td>inverse</td><td></td></tr> <tr><td></td><td colspan="2">'1' for space at ASK or <math>f_{min}</math> at FSK, '0' for mark at ASK or <math>f_{max}</math> at FSK</td></tr> </table>	0	normal	#default		'0' for space at ASK or $f_{min}$ at FSK, '1' for mark at ASK or $f_{max}$ at FSK		1	inverse			'1' for space at ASK or $f_{min}$ at FSK, '0' for mark at ASK or $f_{max}$ at FSK	
0	normal	#default												
	'0' for space at ASK or $f_{min}$ at FSK, '1' for mark at ASK or $f_{max}$ at FSK													
1	inverse													
	'1' for space at ASK or $f_{min}$ at FSK, '0' for mark at ASK or $f_{max}$ at FSK													
IDLESEL	[21]	Active blocks in IDLE mode <table> <tr><td>0</td><td>only RO active</td><td>#default</td></tr> <tr><td>1</td><td>whole PLL active</td><td></td></tr> </table>	0	only RO active	#default	1	whole PLL active							
0	only RO active	#default												
1	whole PLL active													

### 3.1.3 B – word

Name	Bits	Description			
RT	[9:0]	Reference divider ratio in TX operation mode			
		4d .. 1023d			
ROMIN	[12:10]	Set the desired steady state current of the reference oscillator			
		000	0 $\mu$ A	#default	The control circuitry regulates the current of the oscillator core between the values ROMAX and ROMIN. As the regulation input signal the amplitude on pin RO is used. If the ROMIN value is sufficient to achieve an amplitude of about 400mV on pin RO the current of the reference oscillator core will be set to ROMIN. Otherwise the current will be permanently regulated between ROMAX and ROMIN. If ROMIN and ROMAX are equal no regulation of the oscillator current occurs. Please also note the block description of the reference oscillator in para. 3.1.1
		001	75 $\mu$ A		
		010	150 $\mu$ A		
		011	225 $\mu$ A		
		100	300 $\mu$ A		
		101	375 $\mu$ A		
		110	450 $\mu$ A		
		111	525 $\mu$ A		
		Set the start-up current of the reference oscillator			
ROMAX	[15:13]	000	0 $\mu$ A	#default	Set the start-up current of the reference oscillator core. Please also note the description of the ROMIN register and the block description of the reference oscillator which can be seen above.
		001	75 $\mu$ A		
		010	150 $\mu$ A		
		011	225 $\mu$ A		
		100	300 $\mu$ A		
		101	375 $\mu$ A		
		110	450 $\mu$ A		
		111	525 $\mu$ A		
		Set the start-up current of the reference oscillator			
		OA2	[16]	OA2 operation	
0	disabled				
1	enabled				
OA2 can be enabled in FSK receive mode. OA2 is disabled in ASK mode receive.					
AFC	[17]	Internal AFC feature			#default
		0	disabled		
		1	enabled		
LNAHYST	[18]	Hysteresis on pin GAIN_LNA			#default
		0	disabled		
		1	enabled - typical 340 mV ( $V_{0 \rightarrow 1} = 1.56V$ , $V_{1 \rightarrow 0} = 1.22V$ )		
DELPLL	[19]	Delayed start of the PLL			PLL starts at the reference oscillator start-up
		0	undelayed start		
		1	starts after 8 valid RO-cycles	#default	
		PLL starts after 8 valid RO-cycles before entering an active mode to ensure reliable oscillation of the reference oscillator.			
not used	[20]	set to '1' for correct function			
PKDET	[21]	RSSI Peak Detector			
		0	disabled	#default	
		The RSSI output signal directly feeds the data slicer setup by means of OA1.			
		1	enabled	In ASK receive mode the RSSI Peak Detector output is multiplexed to pin INT2/PDO.	

### 3.1.4 C – word


Name	Bits	Description
NR	[16:0]	Feedback divider ratio in RX operation mode 64d .. 131071d
BAND	[17]	Set the desired frequency range <div> <div>0</div> <div>1</div> </div> <div> <div>recommended at <math>f_{RF} &lt; 500</math> MHz</div> <div>recommended at <math>f_{RF} &gt; 500</math> MHz</div> </div> <div>Some tail current sources are linked to this bit in order to save current for low frequency operations.</div>
VCOCUR	[19:18]	VCO active current <div> <div>00</div> <div>01</div> <div>10</div> <div>11</div> </div> <div> <div>low current (300 <math>\mu</math>A)</div> <div>standard current (500 <math>\mu</math>A)</div> <div>high1 current (700 <math>\mu</math>A)</div> <div>high2 current (900 <math>\mu</math>A)</div> </div>
PFDPOL	[20]	Phase Detector polarity <div> <div>0</div> <div>1</div> </div> <div> <div>negative</div> <div>#default</div> <div>positive</div> </div> <div>  </div>
LNACTRL	[21]	LNA gain control mode <div> <div>0</div> <div>1</div> </div> <div> <div>external LNA gain control</div> <div>internal LNA gain control</div> </div> <div> <div>#default</div> <div>LNA gain will be set via pin GAIN_LNA.</div> <div>LNA gain will be set via bit LNAGAIN (bit 12 in A-word). Nevertheless pin GAIN_LNA must be connected to either VCC or VEE.</div> </div>

### 3.1.5 D – word

Name	Bits	Description			
NT	[16:0]	Feedback divider ratio in TX operation mode			
		64d .. 131071d			
ERTM	[18:17]	Set the unlock condition of the PLL			
		00	2 clocks	#default	Set the maximum allowed number of reference clocks (1/f <sub>RO</sub> ) during the phase detector output signals (UP & DOWN) can be in-consecutive.
		01	4 clocks		
		10	8 clocks		
		11	16 clocks		
LDTM	[20:19]	Set the lock condition of the PLL			
		00	4 clocks	#default	Set the minimum number of consecutive edges of phase detector output cycles, without appearance of any unlock condition.
		01	16 clocks		
		10	64 clocks		
		11	256 clocks		
MODCTRL	[21]	Set mode of modulation control:			
		0	external modulation control		#default
		Modulation will be set via pin ASK/FSK.			
		1	internal modulation control		
		Modulation will be set via bit MODSEL (bit 19 in A-word). Nevertheless pin ASK/FSK must be connected to either VCC or VEE.			

## 4 Application Circuits

#### 4.1 FSK Application Circuit Programmable User Mode (internal AFC option)




### 4.1.1 Board Component Values for FSK Reception

Part	Size	Value @ 315 MHz	Value @ 433.92 MHz	Value @ 868.3 MHz	Value @ 915 MHz	Tol.	Description
C0	0603	0.47 pF	NIP	1.8 pF	1.5 pF	±5%	VCO tank capacitor
C1	0603	3.9 pF	4.7 pF	1.8 pF	1 pF	±5%	LNA output tank capacitor
C2	0603	1.5 pF	1.5 pF	1.5 pF	1.5 pF	±5%	MIX input matching capacitor
C3	0603	10 nF	10 nF	10 nF	10 nF	±10%	data slicer capacitor
C4	0603	330 pF	330 pF	330 pF	330 pF	±5%	demodulator output low-pass capacitor, depending on data rate
C5	0603	1.5 nF	1.5 nF	1.5 nF	1.5 nF	±10%	RSSI output low pass capacitor
CB0	1210	10 µF	10 µF	10 µF	10 µF	±20%	de-coupling capacitor
CB1	0603	10 nF	10 nF	10 nF	10 nF	±10%	de-coupling capacitor
CB2	0603	330 pF	330 pF	330 pF	330 pF	±10%	de-coupling capacitor
CB4	0603	10 nF	10 nF	10 nF	10 nF	±10%	de-coupling capacitor
CB5	0603	100 nF	100 nF	100 nF	100 nF	±10%	de-coupling capacitor
CB6	0603	100 pF	100 pF	100 pF	100 pF	±10%	de-coupling capacitor
CB7	0603	100 nF	100 nF	100 nF	100 nF	±10%	de-coupling capacitor
CF1	0603	1 nF	1 nF	1 nF	1 nF	±10%	loop filter capacitor
CF2	0603	100 pF	68 pF	150 pF	82 pF	±5%	loop filter capacitor
CX1	0805	8.2 pF	10 pF	12 pF	12 pF	±5%	RO capacitor for FSK ( $\Delta f = \pm 20$ kHz)
CX2	0805	150 pF	56 pF	18 pF	15 pF	±5%	RO capacitor for FSK ( $\Delta f = \pm 20$ kHz)
CRX0	0603	100 pF	100 pF	100 pF	100 pF	±5%	RX coupling capacitor
CTX0	0603	10 pF	10 pF	10 pF	10 pF	±5%	TX coupling capacitor
CTX1	0603	10 pF	6.8 pF	5.6 pF	4.7 pF	±5%	TX impedance matching capacitor
CTX2	0603	10 pF	6.8 pF	3.9 pF	3.9 pF	±5%	TX impedance matching capacitor
CTX4	0603	12 pF	4.7 pF	2.2 pF	1.8 pF	±5%	TX impedance matching capacitor
RB1	0603	100 Ω	100 Ω	100 Ω	100 Ω	±5%	protection resistor
RF	0603	33 kΩ	33 kΩ	33 kΩ	33 kΩ	±5%	loop filter resistor
RP	0603	3.3 KΩ	3.3 KΩ	3.3 KΩ	3.3 KΩ	±5%	CERDIS loading resistor
RL0	0603	390 Ω	390 Ω	390 Ω	390 Ω	±5%	CERFIL loading, optionally
RPS	0603	18 kΩ	33 kΩ	43 kΩ	43 kΩ	±5%	power-select resistor
RS1...RS3	0603	10 kΩ	10 kΩ	10 kΩ	10 kΩ	±5%	protection resistor
L0	0603	56 nH	33 nH	4.7 nH	3.9 nH	±5%	VCO tank inductor from Würth-Elektronik (WE-KI series) or equivalent part
L1	0603	33 nH	15 nH	4.7 nH	4.7 nH	±5%	LNA output tank inductor from Würth-Elektronik (WE-KI series) or equivalent part
LRX2	0603	82 nH	56 nH	15 nH	15 nH	±5%	impedance matching inductor from Würth-Elektronik (WE-KI series) or equivalent part
LTX0	0603	15 nH	15 nH	3.9 nH	3.9 nH	±5%	
LTX1	0603	33 nH	33 nH	10 nH	10 nH	±5%	
XTAL	HC49 SMD 7x5	7.1505 MHz ±20ppm cal., ±20ppm temp.					fundamental-mode crystal from: Telcona/Hong Kong X'tals C5L7150500D10F3EHK02
CERFIL	SMD 3.45x3.1	SFECF10M7HA00 B <sub>3dB</sub> = 180 kHz					ceramic filter from Murata, or equivalent part
CERDIS	SMD 4.5x2	CDSCB10M7GA136					ceramic Discriminator from Murata, or equivalent part


**Note:** - NIP – not in place, may be used optionally

#### 4.1.2 Component Arrangement Top Side for FSK Reception





### 4.2 ASK Application Circuit Programmable User Mode (normal data slicer option)




### Software Settings for ASK

Channel frequency	$f_{RO} = 8.0000\text{MHz}$				CPCUR		VCOCUR	
	RR	NR	RT	NT	RX	TX	RX	TX
315.00 MHz	80	3043	8	315	260 $\mu\text{A}$	1300 $\mu\text{A}$	300 $\mu\text{A}$	900 $\mu\text{A}$
434.00 MHz	80	4233	8	434	260 $\mu\text{A}$	1300 $\mu\text{A}$	300 $\mu\text{A}$	900 $\mu\text{A}$
915.00 MHz	80	9043	8	915	260 $\mu\text{A}$	1300 $\mu\text{A}$	300 $\mu\text{A}$	900 $\mu\text{A}$


### 4.2.1 Board Component Values for ASK (normal data slicer option)

Part	Size	Value @ 315 MHz	Value @ 434 MHz	Value @ 915 MHz	Tol.	Description
C0	0603	1.8 pF	2.2 pF	1.8 pF	±5%	VCO tank capacitor
C1	0603	3.9 pF	4.7 pF	1 pF	±5%	LNA output tank capacitor
C2	0603	1.5 pF	1.0 pF	1.5 pF	±5%	MIX input matching capacitor
C3	0603	10 nF	10 nF	10 nF	±10%	data slicer capacitor
C5	0603	1.5 nF	1.5 nF	1.5 nF	±10%	RSSI output low pass capacitor
CB0	1210	10 µF	10 µF	10 µF	±20%	de-coupling capacitor
CB1	0603	10 nF	10 nF	10 nF	±10%	de-coupling capacitor
CB2	0603	330 pF	330 pF	330 pF	±10%	de-coupling capacitor
CB5	0603	100 nF	100 nF	100 nF	±10%	de-coupling capacitor
CB6	0603	100 pF	100 pF	100 pF	±10%	de-coupling capacitor
CB7	0603	100 nF	100 nF	100 nF	±10%	de-coupling capacitor
CF1	0603	100 pF	100 pF	100 pF	±10%	loop filter capacitor
CF2	0603	39 pF	39 pF	39 pF	±5%	loop filter capacitor
CPS	0603	1 nF	1 nF	1 nF	±10%	power-select capacitor
CX1	0805	18 pF	18 pF	18 pF	±5%	RO capacitor
CRX0	0603	100 pF	100 pF	10 pF	±5%	RX coupling capacitor
CTX0	0603	10 pF	10 pF	10 pF	±5%	TX coupling capacitor
CTX1	0603	10 pF	6.8 pF	4.7 pF	±5%	TX impedance matching capacitor
CTX2	0603	10 pF	6.8 pF	3.9 pF	±5%	TX impedance matching capacitor
CTX4	0603	12 pF	4.7 pF	1.8 pF	±5%	TX impedance matching capacitor
RB1	0603	100 Ω	100 Ω	100 Ω	±5%	protection resistor
RF	0603	33 kΩ	33 kΩ	33 kΩ	±5%	loop filter resistor
RP	0603	3.3 KΩ	3.3 KΩ	3.3 KΩ	±5%	CERDIS loading resistor
RL0	0603	390 Ω	390 Ω	390 Ω	±5%	CERFIL loading, optionally
RPS	0603	18 kΩ	33 kΩ	43 kΩ	±5%	power-select resistor
RS1...RS3	0603	10 kΩ	10 kΩ	10 kΩ	±5%	protection resistor
L0	0603	47 nH	27 nH	3.9 nH	±5%	VCO tank inductor from Würth-Elektronik (WE-KI series) or equivalent part
L1	0603	33 nH	15 nH	4.7 nH	±5%	LNA output tank inductor from Würth-Elektronik (WE-KI series) or equivalent part
LRX2	0603	82 nH	56 nH	15 nH	±5%	impedance matching inductor from Würth-Elektronik (WE-KI series) or equivalent part
LTX0	0603	15 nH	15 nH	3.9 nH	±5%	
LTX1	0603	33 nH	33 nH	10 nH	±5%	
XTAL	HC49 SMD 7x5	8.0000 MHz ±20ppm cal., ±20ppm temp.				fundamental-mode crystal from: Telcona/Hong Kong X'tals C5L8000000D10F3EHK01
CERFIL	SMD 3.45x3.1	SFECF10M7HA00 B <sub>3dB</sub> = 180 kHz				ceramic filter from Murata, or equivalent part

## 4.2.2 Component Arrangement Top Side for ASK Reception (normal data slicer option)



### 4.3 ASK Application Circuit with Peak Detector Option




## Software Settings for ASK

Channel frequency	f <sub>RO</sub> = 8.0000MHz				CPCUR		VCOCUR	
	RR	NR	RT	NT	RX	TX	RX	TX
315.00 MHz	80	3043	8	315	260μA	1300μA	300 μA	900μA
434.00 MHz	80	4233	8	434	260μA	1300μA	300 μA	900μA
915.00 MHz	80	9043	8	915	260μA	1300μA	300 μA	900μA

### 4.3.1 Board Component Values for ASK (peak detector option)


Part	Size	Value @ 315 MHz	Value @ 434 MHz	Value @ 915 MHz	Tol.	Description
C0	0603	1.8 pF	2.2 pF	1.8 pF	±5%	VCO tank capacitor
C1	0603	3.9 pF	4.7 pF	1 pF	±5%	LNA output tank capacitor
C2	0603	1.5 pF	1.0 pF	1.5 pF	±5%	MIX input matching capacitor
C5	0603	1.5 nF	1.5 nF	1.5 nF	±10%	RSSI output low pass capacitor
C6	0603	100 nF	100 nF	100 nF	±10%	PKDET capacitor
CB0	1210	10 µF	10 µF	10 µF	±20%	de-coupling capacitor
CB1	0603	10 nF	10 nF	10 nF	±10%	de-coupling capacitor
CB2	0603	330 pF	330 pF	330 pF	±10%	de-coupling capacitor
CB5	0603	100 nF	100 nF	100 nF	±10%	de-coupling capacitor
CB6	0603	100 pF	100 pF	100 pF	±10%	de-coupling capacitor
CB7	0603	100 nF	100 nF	100 nF	±10%	de-coupling capacitor
CF1	0603	100 pF	100 pF	100 pF	±10%	loop filter capacitor
CF2	0603	39 pF	39 pF	39 pF	±5%	loop filter capacitor
CPS	0603	1 nF	1 nF	1 nF	±10%	power-select capacitor
CX1	0805	18 pF	18 pF	18 pF	±5%	RO capacitor
CRX0	0603	100 pF	100 pF	10 pF	±5%	RX coupling capacitor
CTX0	0603	10 pF	10 pF	10 pF	±5%	TX coupling capacitor
CTX1	0603	10 pF	6.8 pF	4.7 pF	±5%	TX impedance matching capacitor
CTX2	0603	10 pF	6.8 pF	3.9 pF	±5%	TX impedance matching capacitor
CTX4	0603	12 pF	4.7 pF	1.8 pF	±5%	TX impedance matching capacitor
R1	0603	100 kΩ	100 kΩ	100 kΩ	±5%	PKDET resistor
R2	0603	680 kΩ	680 kΩ	680 kΩ	±5%	PKDET resistor
RB1	0603	100 Ω	100 Ω	100 Ω	±5%	protection resistor
RF	0603	33 kΩ	33 kΩ	33 kΩ	±5%	loop filter resistor
RP	0603	3.3 KΩ	3.3 KΩ	3.3 KΩ	±5%	CERDIS loading resistor
RL0	0603	390 Ω	390 Ω	390 Ω	±5%	CERFIL loading, optionally
RPS	0603	18 kΩ	33 kΩ	43 kΩ	±5%	power-select resistor
RS1...RS3	0603	10 kΩ	10 kΩ	10 kΩ	±5%	protection resistor
L0	0603	47 nH	27 nH	3.9 nH	±5%	VCO tank inductor from Würth-Elektronik (WE-KI series) or equivalent part
L1	0603	33 nH	15 nH	4.7 nH	±5%	LNA output tank inductor from Würth-Elektronik (WE-KI series) or equivalent part
LRX2	0603	82 nH	56 nH	15 nH	±5%	impedance matching inductor from Würth-Elektronik (WE-KI series) or equivalent part
LTX0	0603	15 nH	15 nH	3.9 nH	±5%	
LTX1	0603	33 nH	33 nH	10 nH	±5%	
XTAL	HC49 SMD 7x5	8.0000 MHz ±20ppm cal., ±20ppm temp.				fundamental-mode crystal from: Telcon/Hong Kong X'tals C5L8000000D10F3EHK01
CERFIL	SMD 3.45x3.1	SFEFC10M7HA00 B <sub>3dB</sub> = 180 kHz				ceramic filter from Murata, or equivalent part

## 4.3.2 Component Arrangement Top Side for ASK Reception (peak detector option)




## 5 Evaluation Board Layouts

- Board layout data in Gerber format is available, board size is 39.5mm x 56.5mm.



PCB top view



PCB bottom view

## 6 Board Variants

Type	Frequency/MHz	Modulation	Board Execution
EVB7122	-315	-FSK	-A antenna version
	-433	-ASK according to section 4.2 / 4.3	-C connector version
	-868	-FM	
	-915		

Note: available EVB setups



## 7 Package Description



The device TH7122 is RoHS compliant.




Fig. 4: LQFP32 (Low profile Quad Flat Package)

All Dimension in mm, coplanarity < 0.1mm										
	E1, D1	E, D	A	A1	A2	e	b	c	L	α
min	7.00	9.00	1.40	0.05	1.35	0.8	0.30	0.09	0.45	0°
max			1.60	0.15	1.45		0.45	0.20	0.75	7°
All Dimension in inch, coplanarity < 0.004"										
min	0.276	0.354	0.055	0.002	0.053	0.031	0.012	0.0035	0.018	0°
max			0.063	0.006	0.057		0.018	0.0079	0.030	7°

### 7.1 Soldering Information

- The device TH7122 is qualified for MSL3 with soldering peak temperature 260 deg C according to JEDEC J-STD-20

## **8 Disclaimer**

- 1) The information included in this documentation is subject to Melexis intellectual and other property rights. Reproduction of information is permissible only if the information will not be altered and is accompanied by all associated conditions, limitations and notices.
  - 2) Any use of the documentation without the prior written consent of Melexis other than the one set forth in clause 1 is an unfair and deceptive business practice. Melexis is not responsible or liable for such altered documentation.
  - 3) The information furnished by Melexis in this documentation is provided 'as is'. Except as expressly warranted in any other applicable license agreement, Melexis disclaims all warranties either express, implied, statutory or otherwise including but not limited to the merchantability, fitness for a particular purpose, title and non-infringement with regard to the content of this documentation.
  - 4) Notwithstanding the fact that Melexis endeavors to take care of the concept and content of this documentation, it may include technical or factual inaccuracies or typographical errors. Melexis disclaims any responsibility in connection herewith.
  - 5) Melexis reserves the right to change the documentation, the specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with Melexis for current information.
  - 6) Melexis shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interrupt of business or indirect, special incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the information in this documentation.
  - 7) The product described in this documentation is intended for use in normal commercial applications. Applications requiring operation beyond ranges specified in this documentation, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by Melexis for each application.
  - 8) Any supply of products by Melexis will be governed by the Melexis Terms of Sale, published on [www.melexis.com](http://www.melexis.com).
- © Melexis NV. All rights reserved.

---

For the latest version of this document, go to our website at:

[www.melexis.com](http://www.melexis.com)

Or for additional information contact Melexis Direct:

Europe, Africa:  
Phone: +32 1367 0495  
E-mail: [sales\\_europe@melexis.com](mailto:sales_europe@melexis.com)

Americas:  
Phone: +1 603 223 2362  
E-mail: [sales\\_usa@melexis.com](mailto:sales_usa@melexis.com)

Asia:  
Phone: +32 1367 0495  
E-mail: [sales\\_asia@melexis.com](mailto:sales_asia@melexis.com)

ISO/TS 16949 and ISO14001 Certified